ABSTRACT We experimentally demonstrate a new type of silicon-based capacitorless one-transistor dynamic random access memory (1T-DRAM) with an electron-bridge channel. The fabrication steps are fully compatible with modern CMOS technology. An underlap device structure is exploited and positive charges are primarily stored in drain-side and source-side p-type pseudo-neutral regions under the oxide spacer. These regions are isolated by the gate/drain or gate/source depletion regions during programming and read "1" operations which facilitates the device to achieve a 4-second-long retention time at room temperature. The carrier mobility of the electron-bridge 1T-DRAM also exhibits reduced dependence on temperature, thereby the programming window remains viable at high temperatures, while also maintaining 26% of the retention performance at 358 K. The benefits of the planar cell enable the realization of a scalable vertical channel structure.
I. INTRODUCTION
Capacitorless one-transistor dynamic random access memory(1T-DRAM) cells offer benefits over conventional 1T-1C DRAM, because of their low cost and high packing density [1] - [3] . But, the main drawback is a short retention time that requires frequent refreshing, increasing overall power consumption and memory access times. A possible solution to this issues is to use electrostatic coupling to activate the inversion electron channel between the source and drain, but the fabrication process is relatively complex, thereby reducing the device yield [2] . Recently, an A2RAM [3] based 1T-DRAM architecture has been proposed that uses a fully cut-off channel in the "0" state. This requires the electron bridge to be lightly doped. However, a lower doping will require the device to be very wide, and will lower the on-off current ratio, especially when the structure is scaled down [4] . Additionally, A2RAM uses GIDL for its charge storage mechanism. Although the A2RAM concept is innovative and unique [3] , in the proposed approach, we improve upon the A2RAM design by removing the buried oxide and instead use a wide underlap PN-junction to store charge, as shown in Fig. 1 . The A2RAM without buried oxide has worse storage ability than A2RAM with buried oxide owing to a much wider PN junction leakage. Our device is intended for bulk substrate having less PN junction leakage because the holes are mostly stored in the Drain Underlap Region (DUR) and Source Underlap Region (SUR) rather than in the whole body as in A2RAM [3] .
In this work, the special storage regions (SUR and DUR) are designed with 25% of the body region based on the spacer thickness used (i.e., the respective width of SUR and DUR). So, the DUR and SUR regions are about 50% of the body region even when the device is further scaled-down, in which the functionality of the cell can be maintained even when scaled down. Although DUR and SUR are relative smaller than the conventional 10nm p-type body, it has smaller leakage area compared to that of the conventional p-type body and the retention time is thus enhanced. Previous studies have noted the usefulness of an underlap region for inhibiting encroachment of the drain electric field [3] - [5] . As in [6] , our device also achieves this benefit, but, more importantly, it uses the underlap region for data storage. To store holes, a positive voltage is applied on both the gate and drain. The gate bias forms an inversion layer below the gate, and the fringing electric field of gate creates a weakly conductive channel at the top surface of the source underlap region (SUR). This allows electrons to flow through the surface channel towards the drain, thereby activating the impact ionization mechanism. In general, for floating-body type 1T DRAM, scaling down the cell will decrease its storage region and cause a serious scalability issue. In our structure, however, the "stored hole" can be preserved better because our device would re-generate few carriers while the "read" operation is performed and it also prevents the holes from outflow. In other words, as memory cell is scaled down, normally, the storage region becomes small and the concentration of holes stored reduces. On the contrary, in the proposed cell holes are re-generated because the small positive drain and gate biases are used during the "read" operation and the concentration of holes is restored back, and cannot be ignored. This would improve the hold ability of the DRAM cell and shows the potential scalability of the device. Fig. 1 presents the main process steps in the fabrication of the proposed 1T-DRAM. To begin, arsenic is implanted on a bulk silicon wafer to form the electron-bridge channel region. Then, layers of oxide, poly-silicon and silicon-nitride are deposited. Next, a P-type implantation at high energy is carried out, followed by an N-type implantation at lower energy (as shown in Fig. 1(a) ). An oxide layer is then deposited and etched to form the oxide spacer. Layers of silicon-nitride and poly-silicon are then deposited before top-gate formation. Next, ion implantation forms the top gate region and connects the source and drain with the electron-bridge channel. Finally, back end of line (BEOL) steps complete the process (as shown in Fig. 1(b) ). Fig. 1(c) and Fig. 1(d) show the scanning electron microscope and transmission electron microscope images of the device. The figures show many trenches on the substrate, indicating that it was probably damaged by the SEM sample preparation. But, since there is no PN-junction near the trenches, their presence will not significantly affect the device performance.
II. DEVICE FABRICATION
It should be noted that the PN-junction within the gate stack is not necessary. It was originally included for a purpose that experiments later found it to be unsuitable for. In terms of its effect upon the operation of the 1T-DRAM, the PN-junction functions as a reverse-biased diode which has a much smaller parasitic capacitance than the normal gate capacitance. This means that it has little effect beyond decreasing the gate capacitance (as compared to if it were replaced with gate oxide). This slightly decreased capacitance is a desirable property, but there are simpler ways to achieve the same effect, such as by using a thinner gate oxide. Therefore, whereas the structure of our gate stack causes the device to superficially resemble the gates used in SONOS devices, yet the function of the gate is unrelated to a SONOS [7] . Although there are simpler ways to achieve the same capacitance, this does not alter the results obtained for this new 1T-DRAM -its good retention performance and outstanding thermal stability.
III. ELECTRICAL AND TRANSIENT CHARACTERISTICS
Electron-hole pairs are generated by impact ionization, with the holes being successfully generated and stored in the drain-side and source-side underlap regions (DUR and SUR), in which the DUR and SUR are isolated by the gate and drain, as well as the gate and source depletion regions, respectively. The holes are unable to leak during the programming and read operations. A kink effect is visible in Fig. 2 , which demonstrates the occurrence of floating-body effect. This kink proves that the generated holes become trapped in the DUR and SUR. This figure demonstrates that the proposed device has the potential to properly function as a 1T-DRAM memory. Also, the total source-drain resistance reduces significantly when the gate voltage is larger than 7 V. Fig. 3 shows the operation mechanism for the device. Write "1" is achieved with impact ionization that causes 60 VOLUME 5, NO. 1, JANUARY 2017 impact holes to be generated and stored in the DUR and SUR, as shown in Fig. 3(a) . Both the gate and drain are biased positively for the write "1" operation. Electron-hole pairs are created by impact ionization in both the inversion channel and the electron-bridge channel [8] . However, the DUR and SUR are isolated by the gate-drain and gate-source depletion regions as shown in Fig. 3(b) , so the impact holes have no path to leak out during either the programming or reading operations. Thus, the DUR might be expected to store charges better than the SUR. But, in fact, they are almost the same. As for the write "0" operation, a negative drain bias and a positive gate bias are used, as shown in Fig. 3(c) . Since the electron-bridge channel surrounds the charge storage region, large numbers of holes recombine with electrons, and the time required for an erase operation reduces significantly. The simulated energy diagrams and hole-concentration profiles for hold "1" and hold "0" are shown in Fig. 4(a)-(c) . The write "1" operation is achieved by using a positive drain bias to cause impact ionization, which results in holes being generated and stored in the DUR and SUR regions. The write "0" (erase) is achieved by using a negative drain bias to remove these holes. Regarding the profiles in Fig 4(c) , they could be flattened through appropriate drain biasing. The energy diagram and hole concentration differences between hold "1" and hold "0" confirm that the proposed 1T structure can be realized with a much longer retention time. In Fig. 4(c) , although the difference between hold "1" and hold "0" are sufficient to achieve a functioning DRAM device, the profile for hold "0" is undesirably high (That this unstable "0" state shortens retention time performance of the device can also be observed in Fig. 6 ). This means that the bias was not large enough to allow the holes to be fully depleted when erasing. One possible solution is to increase the size of the negative bias. This would significantly improve the programming window and the retention time of the device, beyond even the current results (but would also increase the power requirements and consumption.) An alternative solution to achieve a similar effect would be to use a non-conventional method of erasing: a high positive bias to induce the punch-through effect. Fig. 4(d) shows the simulated result of such an approach (although it is not the approach used in this paper). Table 1 shows the gate/drain bias patterns for the proposed device. By following these bias patterns, Fig. 5(a) shows the transient characteristics for various operating conditions and temperatures. We found that the proposed device achieves a visible gap between the read "1" and read "0" drain current values. Also, the slow programming speed is a critical issue that needs to be further studied, as shown in Fig. 5(b) . The current experimental results, however, are obtained without optimized device dimensions and fabrication parameters. We believe that, if the device structure and process parameters are optimized, the programming speed may be significantly improved. Programming time can also be reduced by increasing the biases during programming, although this will increase power consumption. The symmetric oxide spacer widens the underlap region on both the drain and source sides, thereby increasing the device area. An alternative solution would be to redesign the electron-bridge channel as a vertical structure. It can also be seen from Fig. 5(b) that as the operating temperature increases, programming time (T Prog ) reduces and the programming window widens. At higher temperature, the channel carriers and n-bridge carriers have higher entropy thereby leading to the generation of electron-hole pairs and leading faster programming. This would lead to a greater concentration of holes being stored in the DUR and SUR regions, thus increasing the read "1" current. As a result, higher temperatures increases the read "1" current, as shown later in Fig. 6 . Fig. 5(c) shows the drain current properties during the read operation at various operating temperatures. Visible differences between read "1" and read "0" drain current values are observed, with programming windows ranging from 3.65 µA/µm to 5.4 µA/µm for various operating temperatures. This is because the electron-bridge channel is similar to a junctionless device, so the temperature's effect upon mobility is lower than that for a traditional MOSFET [9] . Fig. 6 shows the retention times of the proposed 1T-DRAM cell with electron-bridge channel at various operating temperatures. The retention time is defined as the time for the read "1" or "0" current to reach its steady-state value [10] although this definition is unusually used for industry, it is only for comparison with those using the 50% criteria below. Retention times of 4.09 s, 1.04 s, and 0.59 s are then achieved at operating temperatures of 300 K, 358 K, and 393 K, respectively. Three different definitions of retention time are the time for the PW to drop by 50%, and the time for the PW drop to a steady value and the time for the PW to drop to 0. If we use the first definition of retention time, the retention time of our device will become 0.2 s, 0.068 s, 0.052 s at 300 K, 358 K, 393 K respectively, as shown in Fig. 5 . These values are comparable to those reported in [4] (0.3∼20 sec) and still much longer than those reported in [12] (0.045 sec), [13] (0.01∼0.14 sec), [14] (0.2 sec) if the same definition are applied for results, as shown in Table 2 . These results satisfy the benchmark for DRAM retention property in ITRS 2013 [11] . Unlike other 1T-DRAMs, the read "1" current remains high, so that it is the increasing read "0" current which is causing the programming window to shrink. The reason that the read "0" current increases with time is that the drain bias applied for reading will cause some carrier generation with a small number of holes finding a way into the DUR and SUR. These results are compared favorably with previous studies, as shown in Table 2 .
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IV. CONCLUSION
A novel silicon-based 1T-DRAM using electron-bridge channel with at least a 4-second-long retention time at room temperature and with good thermal stability has been successfully fabricated and demonstrated. The proposed design is the first experimental demonstration of utilizing the underlap regions for storage in an electron bridge channel structure. A visible kink effect ensures the occurrence of floating body effect. The drain/source-side charge storage regions were blocked by the gate and drain/source depletion regions to reduce the leakage of positive charges. Moreover, the carrier mobility is less temperature dependent for a junctionless electron-bridge channel. Thus, the proposed device achieves reasonable programming window values and long retention times at various operation temperatures. Also, it can be realized in vertical structure. Thus, the scaling-down problem can be addressed while keeping the advantages of our planar device. This paper demonstrates the feasibility of a new concept for a Si-based 1T-DRAM. It is well suited to capacitor-less 1T-DRAM technology, particularly when long retention time and high thermal stability are required. His research interests include the design and modeling of small-geometry SOI devices and the design of high-speed and low-power circuits of bulk and SOI MOSFETs. He was recently working on the development and process integration of nonclassical SOI, TFT nanodevices, and flash memory.
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